


Attention:


- Both JTAG and I2C signals are fixed at 3.3V.
- If the JTAG signals are not used on the daughter board, please short TDI with TDO (see Example 2).
- The voltage level of VTT and VREF is half the I/O voltage of the HSTC connector.
- Daughter board should supply power to VTT and VREF.
- Pin 2 must be connected to GND to enable the auto JTAG chain detection.

Example 1:




HSTC Daughter Board


Example 2:




HSTC Daughter Board



Type 1 for Single-ended



Type 2 for Differential

 Copyright (c) 2008 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title <h2 style="text-align: center;">DE3 Connector</h2>		
Size A	Document Number GPIO Connector	Rev 1.0
Date:	Wednesday, April 30, 2008	Sheet 1 of 2